Superconducting TES Array Electronics Block Diagrams

The array block diagrams in this document consist of a variety of setups for operating Nx32 detectors.

It is assumed that the final arrays require 32 pairs for addressing (derived from a cryogenic address driver). This requires a single 65-pin nanonics connector with no termination anywhere unless it is added onto the detector package itself to better match the impedance of the twisted pairs.

It is further assumed that each column requires 1st FB, Detector Bias, and 2nd FB to be wired to the package. The package must have each column's 2nd Out wired to the SA housing.

The SA housing will require a 3rd FB and 3rd Out to connect to the RT electronics.

I have made the choice to wire the 2nd Bias to the SA housing, which has a few/benefits:

- requires fewer wires to the cold stage
- doesn't put a load resistor on the cold stage
- permits the flex-to-nanonics boards to be in units of 3 flex lines for both the SA and the Detector wiring.

For the test package (2x32), it is assumed that we will have two different packages with the same connector layout.

- One package will be set up exactly as a 2x32 mux, with an extra detector bias per column.
- One package will be set up to run 4 devices straight to the SA, and with six 4-wire test points.

Additionally, the GBT arrays will be set up the same way as the Nx32, but with most address wires disabled.

Current Calculations:

Detector bias will drop ~1 μ V across a ~1 $m\Omega$ shunt, so if we use a 1 $k\Omega$ load resistor, we must produce 1V @300K. Dissipation at 2K is about 1mW per column.

1st FB is ~1 μ A and gets a 50 Ω /50 Ω termination, so we produce only ~200 μ V and dissipate ~nW at 2K.

2nd Bias requires ~100 μ A thru 1 Ω with 0.1 Ω shunt so ~1mA total.

Assume 50Ω of flex, and we put a $50\Omega/50\Omega$ termination @2K, so 200mV range @300K. 2K dissipation 400μ W/col. 2nd FB requires ~10 μ A or so, so we terminate with $50\Omega/1k\Omega$ at 2K and require 20mV @300K. 2K dissipation 4μ W/col.

3rd Bias requires ~100 μ A and has no termination. Dissipation is ~1 μ W at 2K. Need 10mV @300K. 3rd FB requires ~10 μ A, so we put a 50 Ω /1k Ω termination to yield 20mV @300K, dissipating 4 μ W/col at 2K.

The total dissipation at 2K is very roughly 2mW/column, a not insignificant amount.

Notes on components:

The singly-hatched cables are Nb/Ti wires with Cu/Ni cladding, in twisted pairs of 0.003" conductors woven by TekData. The doubly-hatched cables are wires mated to the Nanonics connectors at the factory..

I have chosen Nanonics connectors to keep everything small. The wire count is kept lowest if we use:

- 65 pin connectors for the 64 address wires
- 51 pin connectors for the 48 wires to SA and "Inputs"
- 25 pin connectors for the 16 wires to the "Outputs"

The connection between the SA housing and the Flex lines will be made by buying Nanonics connectors with wires. These wires will be soldered to the Flex Termination Board.

In order to minimize the total number of connectors, each circuit board is supplied with one hard-mounted connector end and one TekData cable soldered & strain relieved end.

Superconducting TES Array Electronics Block Diagrams

Parts List:

Tower Cards:

- 10 Power cards (SAFIRE, SPIFI, GBT, Princeton, Purple & spares)
- 10 Address Interface cards (as above)
- 13 DAC cards (standard)
- 15 Modified DAC cards (2 passthru channels)
- 15 Passthru cards (standard)
- 20 Passthru cards (partially isolated)
- 15 PreAmp cards (standard)
- 15 PreAmp cards (half or more working; duplicates above)

Cold Cards:

14 SA Mount cards (SAFIRE, SPIFI, GBT, Princeton, Purple & spares)
10 Address Driver cards (as above)

Crate Cards:


70 Column Controller cards (SAFIRE, SPIFI, GBT, Princeton, Purple & spares) 10 Clock cards (as above)

Computer Cards:


10 PCI cards (SAFIRE, SPIFI, GBT, Princeton, Purple & spares)

Note on spares: I have assumed for all cards that GSFC gets 2 each while Penn, Princeton, and Cornell get 1 each. This may be more than necessary if we're willing to ship cards around to cover failures.


GSFC Research (Purple Dewar): 2x32 Test Array Electronics Block Diagram




SAFIRE: 2x32 Test Array Electronics Block Diagram



2 mux PreAmps, 2 non-mux PA, 4 empty
2 passthru, 6 DACs for front panel only
2 passthru, 6 DACs for front panel only
2 passthru, 6 isolated for four-wire V
2 passthru, 6 isolated for four-wire V
4 passthru, 4 isolated for four-wire I




Penn/GBT: 2x8 Test Array Electronics Block Diagram




Princeton: 2x32 Test Array Electronics Block Diagram

(expandable to 16x32 with no changes; subject to Princeton approval)


2 mux PreAmps, 2 non-mux PA, 4 empty
2 passthru, 6 DACs for front panel only
2 passthru, 6 DACs for front panel only
2 passthru, 6 isolated for four-wire V
2 passthru, 6 isolated for four-wire V
4 passthru, 4 isolated for four-wire I




Penn/GBT: 8x8 Array Electronics Block Diagram



SAFIRE: 16x32 Array Electronics Block Diagram



SPIFI: 16x32 Array Electronics Block Diagram



SAFIRE: 32x32 Array Electronics Block Diagram

